

AutoPNN

Automated Printed Neural Network Design

Georgios Zervakis
University of Patras, Patras, Greece
zervakis@ceid.upatras.gr

Abstract—Printed and flexible electronics offer a promising path toward enabling mechanically flexible and sustainable domain-specific processing elements, paving the way for a new class of applications at the extreme far edge. Although the market for printed and flexible electronics is rapidly expanding, the technology still faces significant limitations, notably its low integration density. This limitation casts doubt on the feasibility of implementing printed classifiers, which are often essential for such applications. Several unconventional design approaches have been adopted to reduce hardware overheads and improve feasibility; however, they come at the cost of increased design complexity. Therefore, design automation techniques for domain-specific printed classifiers are essential to overcome these technological barriers and to support broader adoption and commercialization.

Index Terms—Design Automation, Neural Networks, Printed Electronics

I. INTRODUCTION

Printed and flexible electronics refer to integrated circuits built on substrates that can stretch, bend, roll, and conform to surfaces. Printed and flexible electronics offer exceptional advantages in cost and form factor. Silicon manufacturing imposes significant operational, testing, and compliance costs. In contrast, printed and flexible circuits can be fabricated in smaller distributed facilities, with cheaper and even portable equipment, without the need for protective packaging, while a key feature of such technologies is sustainability [1].

Their lightweight and thin profiles, combined with their flexibility and extremely low cost, enable the integration of innovative services in a vast number of far-edge applications that have witnessed limited computing infiltration. Such applications include smart packaging, disposables, forensics, and accessible healthcare products and wearables [1]–[3].

II. DESIGN CHALLENGES

Despite their appealing characteristics, printed electronics come with large feature size and elevated device latency and power consumption rendering the realization of complex circuits—such as machine learning classifiers that are often required in targeted applications—extremely challenging. To address these extreme hardware overheads, unconventional approaches such as bespoke design and approximate computing have emerged as the de facto design solution for printed classifiers [1]. Although remarkable area gains can be achieved, such approaches increase design complexity by exploding the design space, which is heavily influenced by customization parameters, area efficiency, and approximation error. As a result, automating the design of printed classifiers—especially for neural networks—emerges as a key research

challenge to align short fabrication timelines with equally short design cycles, ultimately reducing design costs and providing the necessary support for broader technology adoption.

III. METHODS

A growing body of research has recently emerged toward automating the generation of printed neural networks. The authors of [2] were the first to recognize that the area of bespoke classifiers is highly dependent on the values of their trainable parameters, and they proposed approximating these parameters in a hardware-aware manner. Several subsequent works have built on this insight, offering varying area-accuracy trade-offs [3]–[6]. A common theme among them is the automated transition from dataset to Verilog within minutes. Interestingly, [7] observed that these techniques were so effective in reducing the immense area overhead of the classifiers that the mandatory analog-to-digital converters (ADCs), required for processing sensor data, became the actual bottleneck. This realization led the authors of [7] to propose an in-training co-design framework that, in addition to the classifier, also approximates the ADC circuit—significantly reducing the overall cost of the sensor–interfacing–classifier. Notably, to support their core mission, [2]–[7] have been made available open-source.

ACKNOWLEDGMENT

This work is funded by the H.F.R.I call “Basic Research Financing (Horizontal support of all Sciences)” under the National Recovery and Resilience Plan “Greece 2.0” (H.F.R.I. Project Number: 17048).

REFERENCES

- [1] M. B. Tahoori, E. Ozer, G. Zervakis, K. Balaskas, and P. Pal, “Computing with printed and flexible electronics,” in *European Test Symposium*, 2025.
- [2] G. Armeniakos, G. Zervakis, D. Soudris, M. B. Tahoori, and J. Henkel, “Cross-layer approximation for printed machine learning circuits,” in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*, 2022, pp. 190–195.
- [3] V. Mrazek *et al.*, “Evolutionary approximation of ternary neurons for on-sensor printed neural networks,” in *International Conference on Computer Aided Design (ICCAD)*, 2024, p. 9.
- [4] G. Armeniakos, G. Zervakis, D. Soudris, M. B. Tahoori, and J. Henkel, “Co-design of approximate multilayer perceptron for ultra-resource constrained printed circuits,” *IEEE Trans. Comput.*, pp. 1–8, 2023.
- [5] F. Afentaki, G. Saglam, A. Kokkinis, K. Siozios, G. Zervakis, and M. B. Tahoori, “Bespoke approximation of multiplication-accumulation and activation targeting printed multilayer perceptrons,” in *International Conference on Computer Aided Design (ICCAD)*, 2023, pp. 1–9.
- [6] A. Kokkinis, G. Zervakis, K. Siozios, M. B. Tahoori, and J. Henkel, “Enabling printed multilayer perceptrons realization via area-aware neural minimization,” *IEEE Trans. Comput.*, vol. 74, no. 4, pp. 1461–1469, 2025.
- [7] F. Afentaki, P. C. L. Duarte, G. Zervakis, and M. B. Tahoori, “Reducing adc front-end costs during training of on-sensor printed multilayer perceptrons,” *IEEE Embedded Syst. Lett.*, vol. 16, pp. 353–356, 2024.